How to Test and Verify Complex FPGA Designs (1) Physical or Block-oriented Simulation

The development process of silicon intellectual property (IP) faces many key technologies, such as IP specification, interface-based design, IP test access structure standard, IP validation and packaging, and so on. For the validation of SiS, the main purpose is to establish reference models and test platforms, and then conduct regression testing and shape ...

Continue ReadingHow to Test and Verify Complex FPGA Designs (1) Physical or Block-oriented Simulation

CAN Bus 錯誤訊框解析:Error Frame、Error Passive 與 Kvaser 診斷入門

CAN 技術入門 · 錯誤處理與測試診斷CAN Bus 錯誤訊框(Error Frame,也常稱「錯誤幀」)是 CAN 控制器處理通訊異常的機制。它由錯誤旗標與錯誤分隔符構成,用來處理當前訊框的錯誤;…

Continue ReadingCAN Bus 錯誤訊框解析:Error Frame、Error Passive 與 Kvaser 診斷入門